



Abstract

We present flag verification techniques for improving post-selected performance of near-term algorithms. We extend the definition of what constitutes a flag by creating error-detection gadgets based on known transformations of unitary operators. In some cases flags can be controlled Pauli gates. We show that such flags can improve circuit fidelities by up to a factor of 2 after post selection.


Test Circuits



Magic State Distillation




Extended Flag Gadgets




Our flag gadgets follow the same entangle-evolve-disentangle structure as the traditional flags used by Chao and Reichardt. They can detect any error which anticommutes with the F' operator, while leaving the logic of the circuit unchanged.

Results



Error Models



Discussion

We see that the flags perform best against denser circuits, as well as ones in which the error model is more structured. In cases where there are multiple nested flag gadgets, the inner flag can have its errors detected by the outer flag, increasing efficiency. These flags can be generated and ranked quickly on a classical computer, which makes them appealing for near-Clifford NISQ applications.

Conclusion

In this work we have presented a method for applying flag verification techniques to error detection in Clifford and near-Clifford circuits. These flags can be efficiently computed and ranked, meaning that even circuits that are outside of the range of full simulation can be protected. The flagged circuits show improvements in performance when postselected for flag success, even in cases where there are relatively few gates.

Acknowledgements

The authors thank Jarrod McClean and Cody Jones for helpful conversations. This work was supported by the National Science Foundation (NSF) STAQ project (1818914) and EPIQC — an NSF Expedition in Computing (1730104). D.M.D. is also funded in part by an NSF QISE-NET fellowship (1747426).